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Abstract²Hardware-in-the-loop (HIL) testing methods 
can facilitate the development of control strategies in a safe 
and inexpensive environment particularly when extreme 
operating conditions such as faults are considered. HIL 
methods rely on accurate real-time emulation of the 
equipment under investigation. However, no validated tools 
for real-time emulation of electrical drives under fault 
conditions are available. This paper describes the 
implementation of a high-fidelity real-time emulator of a 
Permanent Magnet Synchronous Motor (PMSM) drive in a 
platform suitable for HIL tests. The emulator is capable of 
representing the drive operation under both healthy 
conditions and during inter-turn stator winding faults. 
Nonlinearities due to saturation, higher order harmonics, 
slotting effects, etc. are accounted for using four-
dimensional look-up tables obtained by finite element 
analysis (FEA).  The proposed model is computationally 
efficient and capable of running in real-time in a FPGA 
platform and is validated against simulations and 
experimental results in a wide range of operating 
conditions. Potential applications of the proposed 
emulation environment to the development of drive control, 
fault detection and diagnostic algorithms are proposed.  
 
Index Terms² Fault modelling, FPGA, Hardware-in-the-
Loop, Permanent Magnet Synchronous Motor. 
NOMENCLATURE 
id    d-axis current 
iq    q-axis current 
if    Fault current 
Ȍd   d-axis flux linkage 
Ȍq   q-axis flux linkage 
Ȍf   Flux linkage in faulted turns 
ȝ
    
ratio of faulted turns to total number of turns  
Rs    Stator phase resistance 
Rf    Fault resistance 
Ȧe    Angular electrical speed 
șe    Electrical rotor angle 
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I. INTRODUCTION 
ARDWARE-in-the-Loop (HIL) methodologies whereby a 
piece of hardware is substituted by an accurate real-time 
emulation, have gained widespread acceptance as a tool for 
rapid testing and development of data acquisition systems, 
electronics and control strategies in a large number of industrial 
applications including automotive, energy or aerospace sectors 
where safety implications, cost and complexity of full scale 
prototyping might be significant. HIL methods can be used as 
tools to develop control strategies for components and systems 
in all operating conditions including extreme conditions such as 
those resulting from faults in a safe, non-destructive 
environment. Due to the increasing use of PMSM drives in 
safety critical applications such as automotive traction and 
aerospace actuation, HIL methods capable of accurately 
emulating motor drives in all operating modes including faulty 
conditions, can provide drive systems integrators with a useful 
and relatively inexpensive tool for the development and testing 
of fault-detection, diagnostic techniques as well as post-fault 
control actions. 
Although many motor drive emulators for HIL testing have 
recently been proposed in academic research and by 
commercial vendors, so far no validated method capable of 
accurately emulating in real-time the dynamics of a machine 
under faulty conditions has been demonstrated. The main 
contribution of the paper is demonstrating a novel real-time 
emulation of PMSM drives suitable for HIL testing of both 
healthy and faulty conditions considering in particular inter-
turn stator short-circuit faults which have been identified as a 
major cause of electrical failure in a machine [1].  Short-circuit 
faults typically starts with inter-turn faults [2] which can 
eventually result in demagnetization or further catastrophic 
failure due to large circulating currents [3]. 
The degree of fidelity by which HIL systems emulate the 
physical behavior of the device under testing in realistic 
operating conditions, depends on the availability of an accurate 
representation of the physical system under investigation. 
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Although detailed models such as those based on time-domain 
co-simulation of Finite Elements (FE) provide a high degree of 
fidelity, their computational complexity prevents their 
applicability to the real-time computation required for HIL 
simulation. Real-time simulation of electric motor drives is 
particularly challenging due to the fast nature of the dynamics 
involved. Commutation of PWM signals at tens of kHz requires 
sampling rates in the order of several MHz in order to obtain 
reasonable accuracy. Field Programmable Gate Arrays 
(FPGAs) are emerging as the platform of choice for complex 
real-time simulations due to their ability to process data in 
parallel allowing for sampling rates and execution up to the 
MHz range. 
HIL emulation of electric machines and drives has been 
proposed for Induction Motors (IM) [4]-[10] and PMSM [9]-
[19]. Due to the requirements for computational efficiency, 
most of the published methods for real-time emulation of 
electric machines rely on analytical models with various 
degrees of simplifications. A HIL model for IM based on 
permeance network (PN) is presented in [5]. A similar approach 
based on non-linear Magnetic Equivalent Circuit (MEC) is 
employed to model IM in [7]. A unified framework for FPGA-
based emulation of electrical machines based on state-space 
representation with constant inductances is presented in [10]. A 
real-time model based on the analytical solution of field 
equations to account for space harmonics in the air-gap flux 
density distribution of PMSM has been developed in [11] under 
the assumption of linear superposition.  
While analytical models based on PN, MEC or analytical 
field solutions can achieve the computational efficiency 
required for real-time implementation, they might lack 
generality, requiring significant effort to adapt models to 
different topologies. Furthermore, analytical models are often 
based on simplifying assumptions of linearity/superposition 
which might not be generally applicable. Models based on pre-
calculated FE solutions and stored in look-up tables for real-
time implementation have been proposed as an easier to 
implement and more general solution to take into account non-
linearities in machine behavior [5],[12],[14],[15],[20]. A real-
time PMSM model taking into account angular variation of 
phase inductances due to space harmonics and slotting effects 
has been proposed [12]. However, the use of constant 
inductance-based model lacks the ability to account for non-
linearities due to saturation of the magnetic circuit. Even if 
current dependent inductances are used, the separation of flux 
linkages in armature reaction and permanent magnet induced 
fluxes is only valid under linear conditions. Similar models 
based on pre-tabulated inductances and flux maps accounting 
for saturation and spatial harmonics have been proposed in 
[13]-[15]. However, these require proprietary tools and are 
based on variable inductances which pose problems in real-time 
simulation in voltage-driven models as the nonlinear relation 
between flux linkages and currents may not be easily inverted 
in real-time calculations. The use of differential inductances 
and pre-calculated inversion of current-flux relationship is 
proposed in [21].  
Although many of the solutions proposed in literature 
successfully address the issues of accuracy and computational 
efficiency for real-time emulation of a drive system in healthy 
conditions, no general method capable of accurately emulating 
the dynamics of a machine under faulty conditions has been 
presented. Models of stator winding inter-turn short-circuits for 
PMSM have been proposed based on a number of analytical 
modelling techniques including the use of Dynamic Mesh 
Reluctances Model (DMRM) [22], PN [23] and constant 
inductances [24]-[25]. Besides the relative complexity in the 
derivation of the model and the inevitable simplifying 
assumptions required in most analytical models, the difficulty 
in accounting for the angular variation of flux linkages due to 
high-order harmonics in the back-EMF or slotting effects in 
these models has led to the development of machine models 
based on the extraction of flux linkage maps from FE 
magnetostatic computations as function of stator currents and 
rotor position [20], [26]. The model accounts for often 
neglected dependence of flux linkages on rotor angular position 
and can easily be extended to account for operation under inter-
turn short circuits [27]. The rest of the paper describes the real-
time implementation of a high-fidelity non-linear model of 
PMSM drive under both healthy and inter-turn stator winding 
short-circuit conditions. The method, based on [27], results in 
an accurate, yet computationally efficient modelling technique 
since the terminal current versus stator flux linkages 
relationships are pre-calculated off-line and stored in look-up 
tables during real-time operation. Practical implementation in a 
FPGA-based platform is illustrated and validation of the 
proposed emulation is presented both against FE simulations 
and experimental tests over a wide range of operating 
conditions. Results show a good degree of accuracy on the real-
time emulation while maintaining a low computational 
complexity for implementation on low-cost hardware. 
II. HIGH FIDELITY FAULT MODEL OF PMSM 
The proposed modelling framework for PMSM under inter-
turn short-circuit fault is adapted from [27] and illustrated with 
reference to Fig. 1. Without loss of generality, the turn fault is 
assumed to be in phase C divided into a healthy and a faulty 
coils denoted as  ܥ௛ and ܥ௙respectively. The fault is modelled 
by a fault resistance ௙ܴ ǡ and the fault current is denoted by ௙݅ Ǥ 
The ratio of short-circuited turns to the total number of turns in 
the phase winding is indicated with ߤ.  
 
 
Figure 1. Three-phase stator winding with inter-turn short circuit fault. 
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A. Analytical Model in dq-Frame 
In the synchronous ݀ݍ reference frame the voltage equations 
describing the stator flux linkages dynamics can be 
demonstrated to be [27]: ݒௗ ൌ ܴ௦݅ௗ ൅ ݀߰ௗ݀ݐ െ ߱௘߰௤ െ  ? ?ߤܴ௦  ൬ߠ௘ ൅  ? ?ߨ൰ ݅௙ (1a) ݒ௤ ൌ ܴ௦݅௤ ൅ ݀߰௤݀ݐ ൅ ߱௘߰ௗ െ  ? ?ߤܴ௦  ൬ߠ௘ ൅  ? ?ߨ൰ ݅௙ (1b) 
while the voltage across the shorted turns is given by: ݒ௙ ൌ ௙ܴ݅௙ ൌ ߤܴ௦൫݅ௗ ሺߠ௘ ൅  ?ߨȀ ?ሻ ൅ ݅௤ ሺߠ௘ ൅  ?ߨȀ ?ሻെ ݅௙൯ ൅ ݀ߖ௙݀ݐ Ǥ (2) 
The relationships between stator flux linkages, stator currents 
and rotor mechanical angular position ߠ௠is given by the non-
linear four-dimensional maps: ߖௗ ൌ ௗ݂ሺ݅ௗ ǡ ݅௤ ǡ ݅௙ǡ ߠ௠ሻ (3) ߖ௤ ൌ ௤݂ሺ݅ௗ ǡ ݅௤ ǡ ݅௙ǡ ߠ௠ሻ (4) ߖ௙ ൌ ௙݂ሺ݅ௗ ǡ ݅௤ ǡ ݅௙ǡ ߠ௠ሻ (5) 
which can be extracted from a set of magnetostatic FE 
computations and stored in lookup tables. Saturation, spatial 
saliency and harmonics are accounted for. Although neglected 
here, iron losses and thermal effects can also be included in the 
same modelling framework [28].  Integration of (1)-(2) requires 
the inversion of the flux maps (3)-(5) to give:  ݅ௗ ൌ ௗ݂ି ଵሺߖௗ ǡ ߖ௤ ǡ ߖ௙ǡ ߠ௠ሻ (6) ݅௤ ൌ ௤݂ି ଵሺߖௗ ǡ ߖ௤ ǡ ߖ௙ǡ ߠ௠ሻ (7) ݅௙ ൌ ௙݂ି ଵሺߖௗ ǡ ߖ௤ ǡ ߖ௙ ǡ ߠ௠ሻ (8) 
While this inversion could in principle be achieved in 
dynamic simulations using e.g. iterative algorithms, given the 
non-linearity of (3)-(5), it would result in computationally 
intensive calculations which could be very challenging for real-
time implementation. Instead, the current maps (6)-(8) are pre-
calculated offline and stored in four-dimensional lookup-tables.   
B. FE model 
 
Figure 2. Full FE model of the employed IPM machine. 
 
Validation of the proposed modelling methodology is 
performed with reference to a three-phase, 6-pole and 36-slot 
permanent magnet assisted synchronous reluctance machine 
designed to maximize reluctance torque, whose cross-section is 
shown in Fig. 2. The machine has 2 slots per pole per phase and 
incorporates a 3-step rotor skew of 7º (mech) modelled 
according to the method described in [27]. Laminations were 
manufactured by a process of laser cutting whose detrimental 
effect on machine performance is taken into account in the FE 
model by addition of extra air gaps. 
Two turns in phase C have been modelled discretely to allow 
for inter-turn short-circuit emulation. Faults in any other phase 
can be easily simulated without the need to run any further FE 
computation, by simply shifting the rotor electrical angle as: 
 
ߠ௘ ൌ ቐߠ௘ െ  ?Ȁ ?ߨ ߠ௘ െ  ?Ȁ ?ߨ ߠ௘  (9) 
III. HARDWARE IMPLEMENTATION 
Real-time implementation requires discretization of eqs. (1)-
(2). The chosen algorithm could have implications on accuracy 
and stability of the numerical simulation depending on the 
discretization time step [29]. The computational efficiency of 
the model allows the choice of relatively small time step (~1Ps) 
compared to the electrical time constants guaranteeing stability 
and accuracy. For simplicity in implementation the forward 
Euler discretization is used resulting in: 
  ߰ௗሺ݇ ൅  ?ሻ ൌ ߰ௗሺ݇ሻ ൅ ȟݐ ቂݒௗሺ݇ሻ െ ܴ௦݅ௗሺ݇ሻ ൅߱௘ሺ݇ሻ߰௤ሺ݇ሻ ൅ ଶଷ ߤܴ௦ ሺߠ௘ሺ݇ሻ ൅  ?Ȁ ?ߨሻ ௙݅ሺ݇ሻቃ (30a) 
  ߰௤ሺ݇ ൅  ?ሻ ൌ ߰௤ሺ݇ሻ ൅ ȟݐ ቂݒ௤ሺ݇ሻ െ ܴ௦݅௤ሺ݇ሻ െ߱௘ሺ݇ሻ߰ௗሺ݇ሻ ൅ ଶଷ ߤܴ௦ ሺߠ௘ሺ݇ሻ ൅  ?Ȁ ?ߨሻ ௙݅ሺ݇ሻቃ (10b) ߰௙ሺ݇ ൅  ?ሻ ൌ ߰௙ሺ݇ሻ൅ ȟݐ ቂݒ௙ሺ݇ሻെ ߤܴ௦ ቀ݅ௗሺ݇ሻ ሺߠ௘ሺ݇ሻ ൅  ?ߨȀ ?ሻ൅ ݅௤ሺ݇ሻ ሺߠ௘ሺ݇ሻ ൅  ?Ȁ ?ߨሻെ ݅௙ሺ݇ሻቁቃ (10c) 
Figure 3. Block diagram illustrating the Hardware-in-the-Loop 
arrangement. 
 
The developed 
model is implemented on a commercially available data 
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acquisition and control platform NI cRIO-9082. The code is 
implemented on the Spartan-6 LX150 FPGA-based chassis and 
programmed through LabVIEW FPGA. The FPGA is clocked 
at 40MHz. Six PWM gate drives digital inputs are sampled at 
5MHz.  Output currents are generated with a digital-to-analog 
conversion at 115 kHz rate. A schematic of the proposed 
arrangement in a typical Controller-in-the-loop testing is shown 
in Fig 3. 
A 32-bit fixed-point representation is used for the internal 
variables. A schematic diagram illustrating the emulation step 
is shown in Fig.4. 
 
 
Figure 4. Hardware-in-the-loop design configuration. 
 
State variables and outputs of the model are the stator flux 
linkages, rotor angle and currents, respectively. Current output 
calculation is based on the four-dimensional current maps (6)-
(8). Since FPGAs do not support multidimensional memory 
storage, the four-dimensional arrays containing dq-axes and 
fault currents as functions of ߰ௗ ǡ ߰௤ ǡ ߰௙ ǡ ߠhave been 
rearranged in a one-dimensional array. A computationally 
efficient method of memory addressing based on four-
dimensional linear interpolations on one-dimensional arrays of 
data has been implemented as schematically illustrated in Fig.5. 
The 4D table look-up is based on the application of four 
successive one dimensional interpolations. Appropriate offsets, 
depending on the spatial discretization in the ߰ௗ ǡ ߰௤ ǡ ߰௙ ǡ ߠspace and the resulting number of elements in the 
tables, are required to access the correct position in the 
unidimensional memory array. For the case under study there 
are 12 steps in ݀-axis flux, ݍ-axis flux, and faulted coil flux and 
VWHSVLQURWRUSRVLWLRQșUHVXOWLQJLQHOHPHQWVSHU
current map. Given the relative complexity of such system, 
pipelining must be employed for parallel data processing. 
For computational efficiency and speed of execution only 
)3*$¶V LQWHUQDO EORFN 5$0 LV XVHG IRU GDWD VWRUDJH RI WKH
look-up tables.  The use of incremental inductances proposed 
e.g. in [21] might have increased storage requirements resulting 
in the need for additional external memory with additional 
overhead in terms of access time.  
 
 
TABLE I. 
THREE PHASE CONVERTER SWITCHING STATES 
Switching 
state 
Switche
s ON 
Space 
vector Va Vb Vc 
0 Q2,Q4,Q6 V1(0,0,0) 0 0 0 
1 Q1,Q4,Q6 V2(1,0,0) ଶଷ Vdc െ ଵଷ Vdc െ ଵଷ Vdc 
2 Q1,Q3,Q6 V3(1,1,0) ଵଷ Vdc ଵଷ Vdc െ ଶଷ Vdc 
3 Q2,Q3,Q5 V4(0,1,0) െ ଵଷ Vdc ଶଷ Vdc െ ଵଷ Vdc 
4 Q2,Q4,Q5 V5(0,1,1) െ ଶଷ Vdc ଵଷ Vdc ଵଷ Vdc 
5 Q1,Q4,Q5 V6(0,0,1) െ ଵଷ Vdc െ ଵଷ Vdc ଶଷ Vdc 
6 Q1,Q4,Q5 V7(1,0,1) ଵଷ Vdc െ ଶଷ Vdc ଵଷ Vdc 
7 Q1,Q3,Q5 V8(1,1,1) 0 0 0 
 
 
Figure 5. Interpolation system block diagram. 
 
Three phase converter emulation has been carried out 
considering only 8 switching states including two zero states as 
seen in Table I. Dead times are not considered for this 
application but can be easily included. 
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TABLE II. 
HARDWARE RESOURCES EMPLOYED IN REAL-TIME SIMULATION 
Resources Slice Registers Slice LUTs 
Block 
RAMs 
DSP48 
Blocks 
Total 
Emulator 
7235/184304 
3.9% 
14622/92152 
15.9% 
265/268 
98.9% 
166/180 
92.2% 
DQ to ABC 
transformation 
1039/184304 
0.6% 
794/92152 
0.9% 
0/268 
0% 
4/180 
2.2% 
Current Maps 
& 
Interpolation 
1218/184304 
0.7% 
1646/92152 
1.8% 
265/268 
98.9% 
0/180 
0% 
Flux Equations 1668/184304 0.9% 
1487/92152 
1.6% 
0/268 
0% 
16/180 
8.9% 
Angle 
Calculation 
1675/184304 
0.9% 
2074/92152 
2.3% 
0/268 
0% 
30/180 
16.7% 
Output & 
Measure 
1617/184304 
0.9% 
1617/92152 
1.8% 
0/268 
0% 
1/180 
0.6% 
 
Table II lists the FPGA resource usage for the proposed 
model. The most demanding subsystem in terms of resources is 
the look-up table allocation which results in 99% usage of the 
available block RAM. Most of the arithmetic calculations based 
on adders/multiplier and accumulator is implemented using the 
available DSP48 blocks. Higher resolution in the current/flux 
maps, and hence bigger look-up tables, can easily be obtained 
with bigger and more expensive FPGAs or using external 
RAM.  
 
TABLE III. 
NUMBER OF CYCLES AND RATE OF EXECUTION OF REAL-TIME 
SIMULATION 
Cycles & 
Execution 
Number of 
Cycles 
Rate of 
Execution 
DQ to ABC 
transformation 10 250ns 
Current Maps & 
Interpolation 50 1.25ȝV 
Flux Equations 8 200ns 
Angle Calculation 43 1.075ȝV 
Output & Measure 349 8.725ȝV 
 
Table III lists the rate of execution of each sub-system of the 
real-time simulation. In particular the table shows the number 
of cycles of the 40MHz clock required for the calculation of 
each subsystem. The most demanding is the current maps 
interpolation. Since all parts are executed in parallel, the total 
rate of execution is determined by the slowest, i.e. the current 
LQWHUSRODWLRQ ZKLFK UHTXLUHV ȝV 'LJLWDO WR DQDORJ
conversion for outputting current waveforms is executed in 
parallel at 115kS/s as limited by the available DAC. Faster 
DACs can in principle be used. 
The proposed method based on interpolation over 4-D look-
up tables results in significantly shorter execution time 
compared with iterative methods required for solving the 
nonlinearities resulting from iron saturation effects. As an 
H[DPSOH VHYHUDO KXQGUHGV ȝV ZLWK D 0+] FORFN DUH
required in [7] for solving the nonlinear permeance network 
with an iterative Newton-Raphson algorithm. Similar latencies 
to those shown in Tab. III are reported in other publications that 
use analytical models or look-up tables e.g. [10]-[11],[15]. 
IV. EXPERIMENTAL SETUP 
Extensive experimental validations against the prototype 
machine have been performed using the dynamometer test rig 
shown in Fig. 6(a).  
The prototype IPM machine used for validation is based on 
the design described in Section III. The machine stator 
windings shown in Fig. 6(b) allow for the short-circuiting of 
two turns in phase C through external contactors for emulation 
of the inter-turn fault. In particular, a three-phase contactor 
connected to the faulted turns was triggered using a timer circuit 
tor turn for a relatively short time in the range of hundreds of 
milliseconds to prevent any machine damage due to 
overheating. The extra resistance added by the contactor and 
cabling has been included in the model and add up to 
DSSUR[LPDWHO\Pȍ 
 
 (a) 
 
(b) 
Figure 6. (a) Experimental setup and (b) stator winding with inter turn 
short circuit fault in phase C. 
V. VALIDATION RESULTS 
Validation of the proposed model is performed with the 
machine driven at constant speed by the dynamometer and 
operating as generator supplying a three-phase resistive load. 
Fault transient tests have been performed in a wide range of 
operating conditions. By way of example, Fig. 7 shows the fault 
FXUUHQWDWUPLQRQDȍ7KHFRPSDULVRQEHWZHHQ)(
simulation and the results from the real-time HIL 
implementation is presented both in time and frequency domain 
as shown in Fig. 7(a) and (b), respectively, showing an excellent 
agreement.  
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 (a) 
 (b) 
Figure 7. Transient (a) time domain comparison of FEA and HIL fault 
currents and, (b) FFT comparisRQDWUPLQDQGȍORDG 
 
Peak and rms fault current results are compared for different 
speeds ranging from 500 to 6500 r/min and two different load 
conditions as shown in Fig.8. In general, a good match between 
FEA, HIL and experimental results is shown, with a maximum 
error below 15% occurring at lower rotor speeds and lower load 
resistance. The main cause of error is the poor repeatability of 
WKH FRQWDFWRU UHVLVWDQFH ZKLFKYDULHV IURP WRPȍ 
variation) at different contactor closures during the 
experiments. At lower speeds, the resistive component 
dominates the overall fault impedance compared with higher 
speeds, where the dominating contributor is inductance. Figures 
9-10 show measured and simulated fault current waveforms in 
four different conditions at rotor speeds of 1500 and 5500 r/min 
under no load and at 0.69-ȍORDGUHVSHFWLYHO\)LJXUHV-12 
show comparisons in d- and q-axis current ripples in two 
different operating conditions at 5500 and 3500 r/min, 
respectively, confirming the good agreement between the 
proposed real-time modelling and the experimental 
measurements. 
 
 
Figure 8. Comparison of FE based simulation, hardware-in-the-loop 
(HIL) and experimental (EXP) rms and peak fault current values at 
various speeGVDWD1RORDGEȍORDG. 
 
Figure 9. Comparison of FE based simulation, hardware-in-the-loop 
(HIL) and experimental (EXP) fault currents at (a) 1500 r/min and no 
load and (b) 5500 r/min and no load. 
 
 
Figure 10. Comparison of FE based simulation, hardware-in-the-loop 
+,/DQGH[SHULPHQWDO(;3IDXOWFXUUHQWVDWDUPLQDQGȍ
ORDGDQGEUPLQDQGȍORDG 
 
 
Figure 11. Comparison of FE based simulation, hardware-in-the-loop 
(HIL) and experimental (EXP) dq-axes currents DWUPLQDQGȍ
load. 
(a)
(b)
(a)
(b)
(a)
(b)
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Figure 12. Comparison of FE based simulation, hardware-in-the-loop 
(HIL) and experimental (EXP) dq-axes currents DWUPLQDQGȍ
load. 
VI. APPLICATION 
In order to demonstrate the application of the proposed real-
time emulation to the development and test of fault detection 
strategies, two fault transients cases are presented here. Figure 
13 shows the output currents following the inter-turn short-
circuit fault when the machine is operated in generator mode 
VXSSO\LQJDȍUHVLVWLYHORDG$IUHTXHQF\GRPDLQDQDO\VLV
of current in phase C shown in Fig.14, demonstrates the 
potential application of a fault detection indicator based on 
tracking of the third harmonic in phase currents [30]. Although 
many different fault detection techniques exist in literature [3], 
simple strategies as the previously mentioned may be used as a 
proof of application. The purpose here is not to propose a novel 
fault detection method, but to provide a practical application 
example of the proposed emulation tool for the development of 
fault detection and classification strategies. 
 
Figure 13. Generator mode three phase currents before and after the 
fault. Scale: 5 A/div. 
 
Similarly, Figs. 15-16 show a transient following the inter-
turn short-circuit fault when the virtual machine is operated in 
motoring mode, driven by a virtual inverter operating at 10kHz 
switching frequency and controlled with standard FOC using 
the platform on the left of Fig. 3. 
The controller has been implemented on a NI sb-RIO 
platform based on Xilinx Zynq-7010 SoC. The interface 
between the emulator and the controller under test consist on 2 
analog channels for phase currents, 6 digital I/Os for pulse 
width modulated (PWM) signals and 8 bits digital outputs for 
angle position feedback.  
 
 
Figure 14. Generator mode FFT of the faulted phase current Ic (a) before 
and (b) after the fault. 
 
 
Figure 15. Motoring mode three phase currents before and after the 
fault. Scale: 5 A/div. 
 
Due to their relatively high bandwidth, the PI current 
controllers partially compensate for the distortion following the 
fault, making current signature-based fault detection more 
difficult. The post-fault increase of third harmonics in phase 
currents results in an increase in the second harmonics in the 
synchronous dq- reference frame currents. A potentially more 
robust fault detection method based on the extraction of the 
second harmonic in the q-axis current [31], has also been 
implemented using a single-frequency Fourier series tracking 
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algorithm schematically illustrated in Fig. 17. The resulting 
fault indicator is shown in Fig. 18. 
 
Figure 16. Motoring mode FFT of the faulted phase current Ic (a) before 
and (b) after the fault appears. 
 
 
Figure 17. Single-frequency Fourier series second harmonic component 
magnitude monitoring algorithm. 
 
 
Figure 18. q-axis current second harmonic component magnitude before 
and after the fault. 
VII. CONCLUSION 
This paper has presented the real-time implementation of a 
high-fidelity model of PMSMs under both healthy and faulty 
conditions. In particular, the proposed real-time modelling is 
suitable for HIL development and tests of motor controllers and 
is capable of accurately representing machines both in healthy 
conditions and with stator winding inter-turn faults. Detailed 
description of the modelling and its real-time hardware 
implementation on a FPGA platform have been discussed, 
including implications on FPGA resources and execution time. 
Extensive experimental validation in a range of operating 
conditions, including several fault scenarios, have been 
presented, demonstrating the accuracy of the proposed real-
time modelling.  Potential applications to the development of 
fault detection strategies are highlighted and demonstrated 
through practical examples.  
The proposed HIL modelling framework represents a 
valuable platform for the development of drive control 
algorithms. The proposed method for modelling of stator faults 
provides a novel tool for developing fault detection and 
diagnostic algorithms in a safe and relatively inexpensive 
environment, in realistic operating conditions and without 
significant loss of accuracy.  
The model could also be further refined to account for 
thermal effects as well as additional fault conditions such as 
partial demagnetization and faults in inverter and sensors. 
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